<?xml version="1.0"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
	<id>https://w.electrodragon.com/w/index.php?action=history&amp;feed=atom&amp;title=FPGA_HDK</id>
	<title>FPGA HDK - Revision history</title>
	<link rel="self" type="application/atom+xml" href="https://w.electrodragon.com/w/index.php?action=history&amp;feed=atom&amp;title=FPGA_HDK"/>
	<link rel="alternate" type="text/html" href="https://w.electrodragon.com/w/index.php?title=FPGA_HDK&amp;action=history"/>
	<updated>2026-07-24T05:00:13Z</updated>
	<subtitle>Revision history for this page on the wiki</subtitle>
	<generator>MediaWiki 1.37.2</generator>
	<entry>
		<id>https://w.electrodragon.com/w/index.php?title=FPGA_HDK&amp;diff=26131&amp;oldid=prev</id>
		<title>Chao at 09:35, 26 April 2020</title>
		<link rel="alternate" type="text/html" href="https://w.electrodragon.com/w/index.php?title=FPGA_HDK&amp;diff=26131&amp;oldid=prev"/>
		<updated>2020-04-26T09:35:25Z</updated>

		<summary type="html">&lt;p&gt;&lt;/p&gt;
&lt;p&gt;&lt;b&gt;New page&lt;/b&gt;&lt;/p&gt;&lt;div&gt;== Schematic ==&lt;br /&gt;
=== Altera Cyclone ===&lt;br /&gt;
&amp;lt;gallery&amp;gt;&lt;br /&gt;
File:FPGA_EP2C5T144_SCH.jpg | EP2C5T144&lt;br /&gt;
&lt;br /&gt;
&amp;lt;/gallery&amp;gt;&lt;br /&gt;
&lt;br /&gt;
=== CPLD - MAX II  EPM240 ===&lt;br /&gt;
&amp;lt;gallery&amp;gt;&lt;br /&gt;
File:EPM240_SCH01.jpg | EPM240 + LCD + RS232 QC&lt;br /&gt;
File:EPM240_YJ_01_SCH.jpg | EPM240 YJ 01&lt;br /&gt;
File:EPM240_YJ_02_SCH.jpg | EPM240_YJ_02_SCH&lt;br /&gt;
File:ETree_C02_sch_1.jpg | EPM240 +STM32 ET SCH 01&lt;br /&gt;
File:ETree_C02_sch_2.jpg | EPM240 +STM32 ET SCH 02&lt;br /&gt;
File:ETree_C02_sch_3.jpg | EPM240 +STM32 ET SCH 03&lt;br /&gt;
File:ETree_C02_sch_4.jpg | EPM240 +STM32 ET SCH 04&lt;br /&gt;
File:EPM240_RZ_SCH.jpg } EPM240 RZ SCH&lt;br /&gt;
File:EPM240_LC_SCH_.png | EPM240 LC SCH&lt;br /&gt;
&amp;lt;/gallery&amp;gt;&lt;br /&gt;
&lt;br /&gt;
=== CPLD - XC9572XL ===&lt;br /&gt;
&amp;lt;gallery&amp;gt;&lt;br /&gt;
File:Cct-XC9572XL-CPLD-breakout-lv.png | 9572 DP Version&lt;br /&gt;
File:Xc9572_SCH_01.png | 9572 LC Version&lt;br /&gt;
&amp;lt;/gallery&amp;gt;&lt;br /&gt;
&lt;br /&gt;
=== MAX 10 ===&lt;br /&gt;
* [[File:STEP-MAX10-V2_SCH.pdf|Schematic file MAX10]]&lt;br /&gt;
=== ZYNQ ===&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
== Schematic ==&lt;br /&gt;
&amp;lt;gallery&amp;gt;&lt;br /&gt;
File:EPM240 CPLD.jpg | EPM240&lt;br /&gt;
File:Epm240_02.jpg | EPM240 02&lt;br /&gt;
File:XC9572XL_SCH.png | XC9572XL SCH&lt;br /&gt;
&amp;lt;/gallery&amp;gt;&lt;br /&gt;
[[category: FPGA]]&lt;/div&gt;</summary>
		<author><name>Chao</name></author>
	</entry>
</feed>